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The problem of partitioning appears in several areas ranging from VLSI, parallel programming to molecular biology. The interest in
ﬁnding an optimal partition, especially in VLSI, has been a hot issue in recent years. In VLSI circuit partitioning, the problem of
obtaining a minimum cut is of prime importance. With current trends, partitioning with multiple objectives which includes power, delay
and area, in addition to minimum cut is in vogue. In this paper, we engineer three iterative heuristics for the optimization of VLSI netlist
bi-partitioning. These heuristics are based on Genetic Algorithms (GAs), Tabu Search (TS) and Simulated Evolution (SimE). Fuzzy rules
are incorporated in order to handle the multi-objective cost function. For SimE, fuzzy goodness functions are designed for delay and
power, and proved efﬁcient. A series of experiments are performed to evaluate the efﬁciency of the algorithms. ISCAS-85/89 benchmark
circuits are used and experimental results are reported and analyzed to compare the performance of GA, TS and SimE.
Further, we compared the results of the iterative heuristics with a modiﬁed FM algorithm, named PowerFM, which targets power
optimization. PowerFM performs better in terms of power dissipation for smaller circuits. For larger sized circuits, SimE outperforms
PowerFM in terms of all the three objectives, delay, number of nets cut, and power dissipation.
r 2005 Elsevier Ltd. All rights reserved.
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VLSI circuit design has various objectives. Until the
beginning of this decade, two main objectives of VLSI
circuit design were the minimization of cutset and the
improvement of timing performance. A large number of
efforts targeting either one (especially cutset) or both of the
above objectives are reported in the literature (Sait and
Habib, 1995; Ouyang et al., 2002). The power consumption
of the circuit was not of main concern while trying to
optimize the above two objectives, nevertheless quite a
reasonable number of techniques aiming at low power
objective are proposed for all phases in physical design
including partitioning of circuit, ﬂoorplanning, placement
and routing (Sait and Habib, 1995).e front matter r 2005 Elsevier Ltd. All rights reserved.
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).As different techniques are applicable and have been
reported at different steps of the VLSI design process
(Pedram, 1995), few performance-driven partitioning
techniques at physical-level design exist in the literature.
Therefore, the need for a system which incorporates all the
three aspects of the design process (delay, cut, power) is
increasing. In standard CMOS VLSI circuits, switching
activity of circuit nodes is responsible for most of the
power dissipation. It is reported in (Kuroda, 2001) that this
switching activity contributes 90% to the total power
dissipation in the circuit. Therefore, most of the reported
techniques focus on this aspect (Devadas and Malik, 1995).
For the partitioning phase, two low-power oriented
techniques based on Simulated Annealing (SA) algorithm
have recently been presented (Choi and Hwang , 1999). An
enumerative optimal delay partitioning algorithm targeting
low power is proposed by Vaishnav and Pedram (1999). A
circuit partitioning algorithm under path delay constraints is
proposed by Tetsushi and Koide (1998). Drechsler et al.
(2002) have presented a new recursive bi-partitioning
algorithm that is especially applicable, if a large number of
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two step algorithm is implemented for the proposed
approach. Further, the problem is divided into several sub-
problems based on recursive splits, but with increasing
recursion depth more run time is invested. Recently,
Mardhana and Ikeguchi (2003) have proposed a neurosearch
based method for solving a VLSI netlist partitioning
problem. They explained the key concepts of neurosearch
and methods to support a VLSI netlist partitioning program.
The designed library consists of novel data structure
management and basic functions for a move-based search
which depends on moves generated by a neural network.
In this work, we address the problem of optimizing
delay, power and cutset in the partitioning step at the
physical level. Three iterative approaches based on Genetic
Algorithm (GA), Tabu Search (TS) and Simulated Evolu-
tion are presented to solve the multi-objective optimization
problem of partitioning. The following section gives a brief
overview of methods for solving multi-objective problems,
the details for which can be found in Sait and Habib (1999).
2. Methods for solving multi-objective problems
In this section, we present various competing methods to
solve multi-objective problems. Ideas discussed here can
also be used with other non-deterministic iterative heur-
istics.
Ad-hoc weights
One way to solve multi-objective problems is to assign a
constant weight to each of the multiple objective functions.
The weight assigned will depend on the importance of the
objective. Assuming that all objectives are to be max-
imized, the ﬁtness of an individual (solution) can be
expressed as
f ðxÞ ¼ w1  f 1ðxÞ þ w2  f 2ðxÞ þ    þ wn  f nðxÞ, (1)
where x is a string, n is the number of objective functions,
f ðxÞ is a combined ﬁtness function, f iðxÞ is the ith objective,
and wi is the weight of the ith objective. The problem with
multi-objective functions is the difﬁculty in determining
suitable weights. This is because, in most practical
problems, no two objectives are related.
Pareto optimality
A notion of optimality that respects the integrity of each
of the separate criteria is the concept of Pareto optimality.
Here, suppose we wish to minimize two objectives,
expressed as f 1 and f 2. Let A, B, C, D, E, and F, be six
possible solutions to our optimization problem, with the
following ﬁtnesses:A : (10, 90), B : (20, 70), C : (08, 75),
D : (15, 60), E : (09, 65), F : (14, 63).That is, solution A has a value of f 1 ¼ 10 and f 2 ¼ 90. If
we plot the six points f 1 versus f 2, obviously those that arelower and on the left are regarded as the best. Points C and
D are good choices since there are no points better than
these in both the criteria. C is best with respect to f 1 and D
with respect to f 2. On the other hand, A and B are poor
choices. Solution Að10; 90Þ is dominated by solution C
ð08; 75Þ, since 1048 and 90475. (If any solution p is to the
right and top of another solution q, then we say p is
dominated by q.) A is also dominated by E. Similarly, B
ð20; 70Þ is dominated by Dð15; 60Þ, Eð09; 65Þ and Fð15; 60Þ.
The set of solutions that are not dominated by any other
solution is fC;D;E;Fg. In this problem, as in any other
multi-objective optimization problem, such a set of
solutions comprises the Pareto-optimal (P-optimal) set. It
is from this set that the decision maker has to make a
choice. The Pareto optimality concept does not assist in
making a single choice.
VEGA
In VEGA (Schaffer, 1985), the population for GA is
divided into equally sized, disjoint sub-populations, each
governed by a different objective function. Selection for
next generation is performed independently of each
criteria; however, crossover is performed across sub-
population boundaries. The problem with this scheme is
that independent selection of best solution in each criterion
results in potential bias against middle solutions (such as E
and F in our previous case). That is, those which are good
but not the best with respect to any single criterion.
MOGA
Murata and Ishibuchi (1995) proposed a Multi-Objective
GA (MOGA) which uses a weighted sum of multiple
objective functions to combine them into a scalar ﬁtness
function. The key feature of MOGA is that the weights
attached to the multiple objective functions are not
constant but randomly speciﬁed for each selection. There-
fore, the direction of search in MOGA is not ﬁxed.
Fuzzy logic approach
For many problems, two distinct forms of problem
knowledge exist:1. Objective knowledge which is used a lot in engineering
problem formulations (e.g., mathematical models, etc.).2. Subjective knowledge which represents linguistic infor-
mation that is usually impossible to quantify (e.g., rules,
expert information, etc.).
Subjective knowledge is always ignored at the front end of
engineering designs; but it is frequently used to evaluate
such designs. The two forms of knowledge can be
coordinated in a logical way using fuzzy logic. Fuzzy logic
plays a pivotal role in computing with words. The
computation with words ﬁnds its motivations when the
available information is too imprecise to justify the use of
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which can be exploited to achieve tractability, robustness,
low solution cost, and better rapport with reality. In our
work, we will adopt the fuzzy logic approach for the multi-
objective netlist partitioning problem.
3. Problem formulation and proposed cost functions
3.1. Problem formulation
This work addresses the problem of VLSI netlist
partitioning with the objective of optimizing power
consumption, timing performance (delay), and cutset while
considering the balance constraint (same as area constraint
as unit area is assumed for every gate). Formally, the
problem can be stated as follows: given a set of modules
V ¼ fv1; v2; . . . ; vng, the purpose of partitioning is to assign
the modules to a speciﬁed number of clusters k (two in our
case) satisfying prescribed properties. In general, a circuit
can have multi-pin connections (nets) apart from two-pin
and therefore it is better to represent it by a hypergraph. A
hypergraph HðV ;EÞ is deﬁned where V is a set of nodes
and E is a set of hyperedges. Node vi 2 V corresponds to
an element (e.g., a gate) in the circuit, and hyperedge ei 2 E
corresponds to a net in the circuit. Hyperedge ei consists of
the signal source node SðeiÞ and a set of destination nodes
DðeiÞ and ei ¼ ðSðeiÞ; fDðeiÞgÞ. The signal source node SðeiÞ
of the net ei corresponds to the output of a gate and the
set of destination nodes DðeiÞ corresponds to the inputs
of the gates. Given a hypergraph HðV ;EÞ with E ¼
fe1; e2; . . . ; emg being the set of signal nets, each net is a
subset of V containing the modules connecting the net. It is
assumed that for each hyperedge e 2 E, jejX2 (it connects
at least two nodes). Our task is to divide V into two subsets
(clusters) V 0 and V1 in such a way that the objectives are
optimized, subject to some constraints. Extension to multi-
way partitioning is possible and the details can be found in
(Al-Abaji, 2002).
3.2. Cost functions
In this section, we discuss the cost functions used
for representing cutsize, delay, power, and balance
constraint.
Cutsize: The set of hyperedges cut by a cluster C is given
by EðCÞ ¼ fe 2 E: 0oje \ Cjojejg i.e., e 2 EðCÞ if at least
one, but not all, of the pins of e are in C. The set of nets cut
by a partitioning solution pK can be expressed as EðpkÞ ¼Sk
i¼1 EðciÞ or equivalently EðpkÞ ¼ fe 2 E j 9u; v 2 e; hal
with u 2 Ch and v 2 Clg. We say that jEðpkÞj is the cutsize
of pk. The cost function can be written as follows:
f ¼
X
e2c
wðeÞ, (2)
where c  E denotes the set of off-chip edges, i.e., nets cut.
The weight wðeÞ on the edge e represents the cost of wiring
the corresponding connection as an external wire. If allweights equal one, the cost function becomes simpler
f ¼ jcj, (3)
where jcj denotes the cardinality of the set c.
Delay: In order to deal with a signal path, a hypergraph
is decomposed into directed edges ek ¼ ðSðekÞ;wÞ for ek 2
E and w 2 DðekÞ. Let the graph which consists of a set of
nodes V and a set of decomposed directed edges E be the
directed graph G0 ¼ ðV ;EÞ. A signal path is represented by
an alternating sequence of nodes and directed edges
v1; e1; v2; e2; . . . ; vk1; ek1; vk, where el ¼ ðvl ; vlþ1Þ ð1p
lpk  1Þ and viavj, iX1 , jpk , iaj. The path from
node vi to node vj is denoted by pij . Nodes which are
included in the path pij are deﬁned as V ðpijÞ. A path-cut
number of path pij, denoted ncutðpijÞ, is the number of nets
cut which are included in the path pij . In the general delay
model where gate delay, dðvÞ, and constant inter-chip wire
delay are considered, dcbdðvÞ where dc is due to the off-
chip capacitance denoted as Coff . Let the delay of node
vi 2 V be dðviÞ and the delay of net ek 2 E which is cut be
dc. Given a partition F : ðVA;VBÞ, the path delay dðpijÞ
between nodes vi and vj is the sum of the node delays
dðviÞ 2 V ðpijÞ and the delay of nets which are cut. To opti-
mize delay, we need to minimize the following function:
dðpijÞ ¼
X
vi2V ðpij Þ
dðviÞ
0
@
1
Aþ dc  ncutðpijÞ. (4)
Power: The average dynamic power consumed by a
CMOS logic gate in a synchronous circuit is given by
P
average
i ¼ 0:5
V 2dd
T cycle
Cloadi Ni, (5)
where Cloadi is the load capacitance, Vdd is the supply
voltage, T cycle is the global clock period, and Ni is the
number of gate output transitions per clock cycle. In our
work, Ni is calculated using the symbolic simulation
technique of (Ghosh et al., 1992) under a zero delay
model. Cloadi in Eq. (5) consists of two components: C
basic
i
which accounts for the load capacitances driven by a gate
before circuit partitioning, and the extra load Cextrai which
accounts for the additional load capacitance due to the
external connections of the net after circuit partitioning.
Then, the total power dissipation of circuit z is
Pz ¼ b
v2dd
Tcycle
X
i2z
ðCbasici þ Cextrai ÞNi, (6)
where b is a constant that depends on technology.
When a circuit partitioning corresponds to a physical
partitioning, Cextrai of a gate that is driving an external net
is much larger than Cbasici . The power model given in Eq.
(6) can be further simpliﬁed. It is assumed that the power
dissipation contribution due to variations of Cbasici under
different partitioning solutions is negligible. Furthermore,
considering that the ﬁxed overhead capacitance for an
external net is dominant within Cextrai , it can be assu-
med that Cextrai is identical for each net. This leads to
ARTICLE IN PRESS
1.0
Ci / Oi
1.0
gi
∗
gi

c i
Fig. 1. Membership functions.
S.M. Sait et al. / Engineering Applications of Artificial Intelligence 19 (2006) 257–268260the following objective function (Vaishnav and Pedram,
1999):
Oz ¼
X
i2zv
Ni, (7)
where zv corresponds to the set of visible gates, i.e., the set
of gates that drive a load external to the partition.
Area or balance constraint: If we assume that the area of
all cells is identical, then the problem reduces to balancing
the two partitions in terms of the number of cells. The
balance constraint is
jb1  b2j
f
pa, (8)
where bi is the number of cells in partition i, f is the total
number of cells in the circuit, a is the tolerance which is
equal zero in case of a perfect balance. When balance is
used as cost, it will be jb1  b2j.
3.3. Overall fuzzy cost function
In order to solve the multi-objective partitioning
problem, linguistic variables are deﬁned as: cutset, power
dissipation, delay and balance. The following fuzzy rule is
used to combine the conﬂicting objectives:
Rule 1. IF a solution has Small cutset AND Low power
consumption AND Short delay AND Good Balance THEN
it is a GOOD solution.
The above rule is translated to and-like OWA fuzzy
operator (Yager, 1988) and the membership mðxÞ of a
solution x in fuzzy set good solution is given as
mcpdcbðxÞ ¼ bc minðmcpðxÞ;mcdðxÞ;mccðxÞ;mcbðxÞÞ
þ ð1 bcÞ  1
4
X
j¼p;d ;c;b
mcj ðxÞ, ð9Þ
where mcðxÞ is the membership of solution x in fuzzy set of
acceptable solutions, mcpdcbðxÞ is the membership value in
the fuzzy sets of ‘‘within acceptable power’’, ‘‘within
acceptable delay’’, ‘‘within acceptable cutset’’ and ‘‘within
acceptable balance’’, respectively. bc is a constant in the
range ½0; 1; the superscript c represents the cost. In this
paper, mcðxÞ is used as the aggregating function. The
solution that results in maximum value of mcðxÞ is reported
as the best solution found by the search heuristic.
The membership functions for fuzzy sets Low power
consumption, Short delay, and Small cutset are shown in
Fig. 1. We can vary the preference of an objective j in the
overall membership function by changing the value of gj ,
which represents the relative acceptable limits for each
objective where gjX1:0.
The lower bounds Oj (shown in Fig. 1) for different
objectives are computed as follows:
Ob ¼ 1; ðto avoid divide by zeroÞ, ð10ÞOp ¼
X
i2z
ðCbasici ÞNi; 8vi 2 fv1; v2; . . . ; vng, ð11Þ
Od ¼
Xk
j¼1
CDj ; 8vj 2 fv1; v2; . . . ; vkg in path pc, ð12Þ
Oc ¼ 1, ð13Þ
where Oj for j 2 fb; p; d; cg are the lower bounds on the
costs for balance, power dissipation, delay and cutset,
respectively, n is the number of nets in the circuit, CDj is
the switching delay of the cell j driving net vj, Ni is the
switching probability of net vi, pc is the most critical path
with respect to optimal interconnect delays assuming that
no net on this path is cut, k is the number of nets in pc. The
minimum power is obtained if no net is cut, which means
substituting 0 for Cextrai in Eq. (6). The components of the
goal vector G are calculated as follows:
gbalance ¼
jzj
Ob
, ð14Þ
gcut ¼
n
Oc
, ð15Þ
gdelay ¼
Initial delay
Od
, ð16Þ
gpower ¼
Initial power
Op
, ð17Þ
where jzj is the number of cells in the circuit. Initial delay
and initial power are the values computed from initial
solutions.
4. Simulated Evolution (SimE) approach
4.1. Basic SimE algorithm
The Simulated Evolution algorithm (SimE) is a general
search strategy for solving a variety of combinatorial
optimization problems.
The pseudo-code of SimE is given in Fig. 2 (Sait and
Habib, 1999). SimE operates on a single solution, termed
as population. Each population consists of elements. In case
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moved. The algorithm has one main loop consisting of
three basic steps, Evaluation, Selection and Allocation. In
the Evaluation step, goodness of each element is measured.
Goodness of an element is a single number between ‘‘0’’
and ‘‘1’’, which is a measure of how near is the element
from its optimal location. After that comes Selection which
is the process of selecting those individuals which are unﬁt
(badly placed) in the current solution. For that purpose,
the goodness of each individual is compared with a random
number (in the range [0,1]); if the goodness is less than the
random number then it is selected. Allocation is the SimE
operator that has the most impact on the quality of
solution. Its main function is to mutate the population by
altering the location of selected cells. The three steps are
executed in sequence until no noticeable improvement to
the population goodness is observed after a number of
iterations or a preﬁxed number of iterations are completed.
A higher value of goodness means that the element is near
its optimal location. For single objective optimization, the
goodness can be calculated as follows:
gi ¼
Oi
Ci
, (18)
where Oi is the estimated optimal cost and Ci is the actual
estimate of the cost.
In Selection, an individual having high goodness
measure still has a non-zero probability of assignment toselected set. It is this element of non-determinism that gives
SimE the capability of escaping local minima.
4.2. Goodness functions
In this section, we describe the representation of cell
goodness with respect to cut, power, and delay.
Cut goodness: Let Vi ¼ fv1; v2; . . . ; vkg be the set of nets
connected to cell i, and Ui be a subset of Vi containing the
connected nets to cell i that are cut. The goodness function
for a cell is deﬁned and computed as follows:
gci ¼
di  wi
di
, (19)
where di is the total number of nets connected to cell i (i.e.,
jVij), and wi is the number of nets connected to cell i that
are cut (i.e., jUij).
The cut goodness is simply the number of uncut nets
over the total nets connected. Since gci is between 0 and 1,
we can take the fuzzy membership mc as equal to the
goodness mc ¼ gci. An example of goodness calculation is
shown in Fig. 3; the goodness of cell 5 is calculated as
follows: gc5 ¼ ð3 2Þ=3 ¼ 0:33.
Power goodness: The power goodness gpi of a cell is
deﬁned as a measure of how well placed is the cell in its
present block according to power consumption and can be
computed as follows:
gpi ¼
Pk
j¼1 Sj ðj 2 ViÞ 
Pk
j¼1 Sj ðj 2 UiÞPk
j¼1 Sj ðj 2 ViÞ
. (20)
Sj is the switching probability of the cell that drives the
net. The goodness is equal to the sum of the switching
probabilities of the cells that are driving the uncut nets over
the sum of the switching probabilities of the cells that are
driving all nets connected. In this way a cell is placed in the
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cut nets is optimized. Results show that this goodness
function gives high quality solutions with less power
dissipation. Since 0pgpip1, we can take the fuzzy
membership mp ¼ gpi. An example of power goodness
calculation is shown in Fig. 3; the goodness of cell 5 is
calculated as follows: gc5 ¼ ð0:7 0:4Þ=0:7 ¼ 0:428.
The power and cutset objectives are possibly conﬂicting.
Hence it is possible to ﬁnd alternative solutions for a
speciﬁc circuit. For example, there may exist a solution
with high number of cuts and low power consumption
(because the nets cut have less switching probability) and
another with lower cuts and higher power consumption.
Delay goodness: In our problem, we deal with multi-pin
nets, which makes it hard to design a suitable and simple
delay goodness function. We propose the following delay
goodness:
gdi ¼
jKij  jLij
jKij
, (21)
where gdi is the delay goodness of cell i. We consider the set
of the critical paths passing through i and deﬁne the set Ki
as the set of all cells connected to these paths. We also
deﬁne Li as a subset of Ki, containing those cells which are
connected to the critical paths passing through i and are
not in the same block as i. This goodness function will tend
to drive the cells that are connected by the critical path to
the same block, thus minimizing the delay along the path.
A cell is considered good in its block if the majority of cells
connected to all critical paths passing through it are also
placed in the block. An example for delay computation is
given in Fig. 4. To calculate gd4, we ﬁrst compute jK4j ¼ 5
for the critical path f1; 4; 5; 7; 6g which is the only one
connected to cell 4. jL4j ¼ 3 which are cells f1; 5; 7g. This
gives gd4 ¼ ð5 3Þ=5 ¼ 0:4. However, gd5 ¼ 0:6, and
hence is better placed according to the delay consideration.2
3
1
4
5
7  6
Partition 1 Partition 2
Q
QD
Q
QD
Fig. 4. Delay goodness calculation.4.3. Proposed fuzzy evaluation scheme and selection
With the classical goodness of cut only, it is possible that
a cell having a high goodness with respect to cut may not
be selected even though it may have low goodness with
respect to circuit delay and power. In order to overcome
this problem, it is necessary to include power and delay in
the goodness measure along with cut goodness. Also, it is
not desirable to select all the cells even if they all have a low
goodness value. In this case, it is desirable to select those
cells which are far from their lower bounds as compared to
other cells in the design. For this purpose, the following
fuzzy rule is proposed.Rule R2. (as compared to other cells)
IF cell i is
near its optimal Cutset goodnessAND
near its optimal power goodnessAND
near its optimal net delay goodnessOR
TmaxðiÞ is much smaller than TmaxTHEN it has a high goodness.Tmax is the delay of the most critical path in the current
iteration and TmaxðiÞ is the delay of the longest path
traversing cell i in the current iteration.
The above-mentioned fuzzy rule is interpreted as follows:
gi ¼ miðxÞ ¼ bminðmicðxÞ; mipðxÞ;midðxÞÞ
þ ð1 bÞ  1
3
X
j¼c;p;d
mijðxÞ, ð22Þ
where
midðxÞ ¼ bd maxðmdgðxÞ;mipathðxÞÞ
þ ð1 bd Þ  12ðmdgðxÞ þ mipathðxÞÞ. ð23Þ
The term x represents the block of cell i, miðxÞ is the
membership in the fuzzy set of high goodness and gi is the
goodness of cell i. b and bd are constants between 0 and 1
to control OWA operators. micðxÞ and mipðxÞ represent the
membership in fuzzy sets of near optimal cutset and near
optimal power as compared to other cells. Moreover, midðxÞ
is the overall delay goodness, and represents the member-
ship in fuzzy set of near optimal timing performance. It is
obtained after applying ‘‘OR-like’’ OWA to mdgðxÞ and
mipathðxÞ, which are the memberships in fuzzy sets of near
optimal cell delay goodness as compared to other cells and
TmaxðiÞ (most critical path passing trough cell i) is much
smaller than Tmax (current most critical path of the circuit).
mipathðxÞ is included in the computation of mid ðxÞ because if
a cell is not in the critical path then it must have high
goodness with respect to delay objective. After consider-
able number of iterations, it is possible that a cell is in the
critical path but is also very near to its optimal delay
goodness. In that case, it is not possible to optimize it
further. At this stage, mdgðxÞ overrides mipathðxÞ.
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since the membership is directly computed as described
earlier. As for cell delay goodness, mdgðxÞ, it is composed of
net delay which is computed directly by using Eq. (21). For
computing mipathðxÞ, we deﬁne base value XipathðxÞ for fuzzy
set fTmaxðiÞ much smaller than Tmax}, and is computed in
Eq. (24):
XipathðxÞ ¼
Tmax
TmaxðiÞ
. (24)
The membership function for XipathðxÞ is illustrated in
Fig. 5. Experimentally we found that a base value of 2 is
suitable to quantify that TmaxðiÞ is much smaller than Tmax.
In our implementation, the biasless selection scheme
proposed by Khan et al. (2002) is used. The selection bias B
is totally eliminated and a cell is selected if
Random4goodnessi.
5. Genetic Algorithm (GA) and Tabu Search (TS)
In this section, implementation details of the Genetic
Algorithm and Tabu Search for solving the multi-objective
partitioning problem are described. First, the details of the
partitioning Genetic Algorithm for Multi-objective opti-
mization are discussed, followed by a brief description of
the Tabu Search (TS) implementation.
5.1. Genetic Algorithm (GA) for timing and low power
driven partitioning
GA starts with a set of initial solutions called population
that is generated randomly. In each iteration (known as
generation in GA terminology), all the individual chromo-
somes in the population are evaluated using a fitness
function. Then, in the selection step, two of the above
chromosomes at a time are selected from the population.
The individuals having higher ﬁtness values are more likely
to be selected. After the selection step, different operators
namely crossover, mutation act on the selected individualsfor evolving new individuals called offsprings (Sait and
Habib, 1999). These genetic operators are described below.
In GA implementation, we use an encoded representa-
tion of a solution in the form of a simple string made up of
symbols called genes. The string of genes is called
chromosome.
One important genetic operator is crossover. It is applied
on two individuals that were selected in the selection step
earlier to generate an offspring. The generated offspring
inherits some characteristics from both its parents in a way
similar to natural evolution. There are different crossover
operators namely simple(single point), order, partially
mapped, and cycle. The simple crossover, for instance,
works by choosing a random cut point in both parent
chromosomes (the cut point should be the same in both
parents) and generating the offspring by combining the
segment of one parent to the left of the cut point with the
segment of the other parent to the right of the cut (Sait and
Habib, 1999). For description of other crossover operators
see Sait and Habib (1999); Sipakoulis et al. (1999) and Al-
Abaji (2002). In this implementation, the simple crossover
is used.
The mutation operator is used to introduce new random
information in the population. It is usually applied after
the crossover operator. It helps in producing some
variations in the solutions so that the search does not get
trapped in a local minima. An example of mutation
operation is the swapping of two randomly selected genes
of a chromosome. However, mutation is applied with a low
rate so that GA does not turn into a memory-less search
process (Sipakoulis et al., 1999). In our work, two mutation
variations are used, the ﬁrst one is by random selection of a
cell and swapping its partition. The second is by randomly
selecting two cells one from each partition and swapping
them.
For addressing a multi-objective optimization problem
to minimize three mutually conﬂicting objectives, fuzzy
membership functions and fuzzy rules are used for
evaluating the ﬁtness of a solution. The ﬁtness value of a
chromosome is its membership value mðxÞ in the fuzzy set
of acceptable solution. This membership is computed using
Eq. (9). Individuals are selected based on the elitism-
random selection (ernd), where the best Np=2 chromosomes
are selected and the remaining Np=2 are selected randomly.
Based on experimental results, this scheme offers better
choice than other schemes, because it provides a balance
between greediness and randomness.
5.2. Tabu Search approach
Tabu Search (TS) is one of the most popular iterative
heuristics and there have been some efforts involving
application of TS to the partitioning problem (Hammami
and Ghedira, 2003). Tabu search starts from an initial
feasible solution and carries out its search by making a
sequence of random moves or perturbations. A Tabu list is
maintained which stores the attributes of a number of
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back to recently visited states (Sait and Habib, 1999). In
each iteration, a subset of neighbor solutions is generated
by making a certain number of moves and the best move
(the move that resulted in the best solution) is accepted,
provided it is not in the Tabu list. Otherwise, if the said
move is in the Tabu list, it is accepted only if it leads to a
solution better than the best solution found so far
(aspiration criterion). Thus, the aspiration criterion can
override the Tabu list restrictions. The solution encoding
and initialization steps are similar to those described above
for GA. In each iteration, we generate a number of
neighbor solutions by making perturbations as follows:
two cells are selected randomly, then their locations are
interchanged. The number of neighbor solutions generated
in each iteration is dependent on circuit size. TheTable 1
The ISCAS-85/89 benchmark circuits details
Name Number of cells Number of nets
S298 136 130
S386 172 165
S641 433 410
S832 310 291
S953 440 417
S1196 561 547
S1238 540 526
S1488 667 648
S1494 661 642
S2081 122 121
S3330 1962 1888
S5378 2994 2944
S9234 5845 5822
S13207 8652 8530
S15850 10384 10296
Table 2
Comparison between SimE, GA and TS
Benchmark Simulated evolution SimE Genetic Algorith
Circuit DðpsÞ Cut PðspÞ mðxÞ TBestðsÞ DðpsÞ Cut
S298 197 11 837 0.95 62 233 19
S386 393 28 1696 0.74 152 356 36
S641 886 16 1738 0.98 966 1043 45
S832 400 39 3132 0.691 257 444 45
S953 476 48 2473 0.93 249 526 96
S1196 415 78 5488 0.82 398 396 123
S1238 350 77 5960 0.73 205 475 127
S1488 612 83 5892 0.7 716 571 104
S1494 502 71 6250 0.81 802 614 102
S2081 325 13 706 0.94 89 302 26
S3330 394 46 8431 0.98 812 571 299
S5378 554 161 14094 0.95 465 587 573
S9234 831 196 25672 0.98 3853 1313 1090
S13207 1014 313 35014 0.98 3129 1399 1683
S15850 1189 416 40716 0.96 1850 1820 2183
Average mðxÞ 0.876 Average mðxÞ 0.7characteristic of the move that we keep in Tabu list is the
indices of the cells involved in the interchange. The size of
Tabu list is taken also depending on the circuit size i.e.,
10% of the total number of cells. In this work, short-term
memory element was used for TS implementation. The
aspiration criterion used is as follows: if the current best
solution is the best seen so far i.e., better than the global
best, then it is accepted and Tabu restriction is overridden.
6. Experimental results
Table 1 shows the details of the ISCAS-85/89 circuits
which are used as benchmarks. The results obtained from
GA and TS are compared in terms of the overall quality of
the best solution and run time in Table 2. PðspÞ represents
the cost due to power, that is the sum of the switching
probabilities of all the cut nets; it has no unit since
switching probability has no unit. DðpsÞ is the delay of the
most critical path in picoseconds (ps), mðxÞ is the member-
ship value, BestðsÞ is the execution time in seconds for
reaching the best solution. In both TS and GA, each run
consists of 10,000 iterations or generations.
The results shown are the best case results obtained after
the tuning of various algorithmic parameters of GA and TS
(only one time for all circuits). The details of these
algorithmic parameters and their ﬁne tuning are discussed
in Sait et al. (2003a, b). In the case of GA, the population
size is 10, the crossover used is simple with a probability
equal to 0.99, while for mutation it is 0.01. In case of TS,
the size of neighborhood is also 10, while Tabu list size is
chosen to be 0.1 the size of the circuit. From the results, it is
clear that TS performed better than GA for most of the
circuits in terms of the quality of the best solution as well as
run time. In terms of quality of solution, the advantage of
TS over GA gets emphasized when the size of the circuitm Tabu Search
PðspÞ mðxÞ TBestðsÞ DðpsÞ Cut PðspÞ mðxÞ TBestðsÞ
1013 0.79 43 197 24 926 0.81 21
1529 0.75 151 386 30 1426 0.76 77
2355 0.83 1540 889 59 2281 0.85 818
3034 0.68 276 446 50 2731 0.682 80
2916 0.69 182 466 99 2518 0.734 225
5443 0.76 373 301 106 4920 0.801 134
5713 0.72 365 408 79 4597 0.75 160
5648 0.71 1183 528 98 5529 0.72 405
5474 0.70 1040 585 101 5339 0.71 427
787 0.73 32 225 17 770 0.79 16
10358 0.75 2074 533 295 10298 0.79 994
18437 0.74 2686 590 430 16527 0.79 1100
38149 0.72 5949 1052 918 34055 0.81 2821
45611 0.74 8097 843 1332 41114 0.79 3690
51747 0.74 10206 1411 1671 47480 0.831 5130
36 Average mðxÞ 0.774
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Fig. 6. Multi-objective SimE, GA and TS performance for the circuit
S13207 against time.
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Fig. 7. Performance of GA
S.M. Sait et al. / Engineering Applications of Artificial Intelligence 19 (2006) 257–268 265gets bigger. Also the execution time of GA increases
signiﬁcantly with the increase in circuit complexity. The
higher execution time of GA can be attributed to its
parallel nature i.e., a population of solutions is to be
processed in each generation. Fig. 6 shows the performance
of TS and GA against execution time in seconds for the
circuit S13207. It is clearly noticed that TS is by far faster
and of better ﬁnal quality. Figs. 7 and 8 show the trend of
solution’s (a) cutset, (b) delay, (c) power, (d) balance, (e)
average ﬁtness, (f) best ﬁtness for GA and TS, respectively,
in case of circuit S13207. It is clear from the shown plots
that TS achieves a membership that is better than that
reached by GA.
Comparing SimE to GA and TS, as can be seen from
Table 2, SimE achieves signiﬁcantly better results for most
of the circuits. It achieves a higher ﬁtness value in 12 of the
15 circuits than GA or TS. For the circuits S3330, S5378,
S9234, and S15850, the values achieved for delay, cutset,
and power are signiﬁcantly better. Fig. 6 shows the0 2000 4000 6000 8000 10000
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for the circuit S13207.
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Fig. 8. Performance of TS for the circuit S13207.
S.M. Sait et al. / Engineering Applications of Artificial Intelligence 19 (2006) 257–268266performance of SimE versus TS and GA with respect to
time for the circuit S13207. Clearly, SimE achieves a higher
quality solution in much less time. Fig. 9 shows the trend of
solution (a) cutset, (b) delay, (c) power, (d) cells selected,
(e) average cells goodness, and (f) best ﬁtness for the circuit
S13207. As can be observed, the cutset, delay, and power
reduce at a much faster rate than TS and GA. Also the
number of cells selected becomes smaller which indicates
that the cells are getting better assigned as the algorithm
progresses.
We also made a comparison of Power-only SimE and
Multi-objective SimE with a modiﬁed version of the FM
(Fiduccia and Mattheyses, 1982) algorithm, named
PowerFM . The details and results for PowerFM can be
found in Sait et al. (2003a, b). Table 3 shows a comparison
of results between the two SimEs and PowerFM. Pavg
refers to the average power of the results obtained from 100
runs of the PowerFM. The notation in Table 3 is as
follows: DðpsÞ stands for Delay and it is measured in pico-seconds, Cut is the number of nets cut, PðspÞ is the power
dissipation measured in terms of switching probability,
TðsÞ is the total time taken by the whole run for PowerFM
and SimE, respectively.
From Table 3 it can be seen that Multi-objective SimE
performs better than PowerFM in terms of delay DðpsÞ
and the number of net cuts, Cut, for all benchmark
circuits. But PowerFM performs better in terms of
power dissipation PðspÞ up to circuit S2081 when compared
to Multi-objective SimE. For larger sized circuits (from
S3330 to S15850) Multi-objective SimE outperforms
PowerFM in terms of all three, delay, number of net cuts,
and power dissipation. It can also be seen that the Power-
only SimE performs well for power when compared to
Multi-objective SimE. Power-only SimE shows poor
performance when compared to PowerFM up to circuit
S2081. Power-only SimE shows better performance for
larger sized circuits (from S3330 to S15850) when
compared to PowerFM.
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Fig. 9. Multi-objective SimE performance for the circuit S13207.
Table 3
Comparison between Power-only SimE, Multi-objective SimE, and PowerFM
Benchmark Power-only SimE Multi-objective SimE PowerFM
Circuit DðpsÞ Cut PðspÞ TðsÞ TbestðsÞ DðpsÞ Cut PðspÞ TðsÞ TbestðsÞ DðpsÞ Cut PðspÞ TðsÞ Pavg
S298 301 21 738 97 26 197 11 837 102 62 301 20 732 0.05 828
S386 449 37 1567 156 152 393 28 1696 156 152 434 29 1511 0.39 1673
S641 1133 38 1704 1416 719 886 16 1738 1390 966 1221 44 1667 0.61 1773
S832 527 68 3116 213 162 500 45 3232 274 257 527 51 2855 1.97 3338
S953 1120 134 2369 424 398 476 48 2473 528 249 902 120 2191 0.60 2422
S1196 598 109 5206 361 343 415 78 5488 463 398 612 68 4116 1.81 5289
S1238 658 131 5928 330 316 350 77 5960 417 205 544 62 4218 1.80 5358
S1488 655 105 5686 1009 879 612 83 5892 1082 716 724 70 5228 5.60 5787
S1494 738 125 6201 800 433 502 71 6250 1017 802 630 80 5354 7.19 6022
S2081 386 15 583 73 58 325 13 706 93 89 335 7 565 0.11 586
S3330 552 228 9354 1685 1008 394 46 8431 1662 1086 593 226 9522 6.37 10180
S5378 738 299 13688 1582 1142 554 161 14094 2117 465 574 363 14565 19.22 15453
S9234 898 209 25565 3672 1976 831 196 25672 4733 3853 832 389 26784 92.50 29100
S13207 1099 690 34921 7150 5365 1014 313 35014 6295 3129 1286 929 37190 273 39155
S15850 1458 688 40686 8122 5732 1189 416 40716 7978 1850 1464 919 42521 318.56 43238
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In this paper, iterative algorithms for multi-objective
optimization namely GA, TS and SimE for VLSI
partitioning were proposed. Fuzzy logic is used to integrate
the objectives namely power, delay, cutset and balance into
a scalar cost value. Fuzzy goodness functions were
developed for SimE. It is clear from the results that TS
outperforms GA in terms of ﬁnal solution costs and
execution time, and the difference gets higher with the
increase in circuit complexity. The superiority of TS can be
attributed to its directed search approach and its higher
greediness tendency as compared with GA to obtain a good
solution. For most of the circuits, SimE achieved sig-
niﬁcantly better results than TS and GA. For the large
circuits, the superiority of SimE in achieving higher quality
solutions is highlighted. This is attributed to the smart
strategy of the algorithm in selecting badly assigned cells
and attempting to assign them in better partitions.
Further, we compared the results of iterative heuristics
with the modiﬁed FM algorithm, named PowerFM, which
targets power optimization. It was observed that SimE
performs better than PowerFM in terms of delay DðpsÞ and
the number of net cuts Cut for all benchmark circuits. But
PowerFM performs better in terms of power dissipation
PðspÞ up to circuit S2081 when compared to SimE. For
larger sized circuits (from S3330 to S15850) SimE outper-
forms PowerFM in terms of all three, delay, number of net
cuts, and power dissipation.
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